A high-speed input comparator and output driver with adjustable pre-emphasis for applications in serial interchip communications over backplanes at 20 Gb/s is presented. The circuit was implemented in 130-nm CMOS and consumes 140 mW from a 1.5-V supply. It has over 30 dB dynamic range with a sensitivity of 20 mVp-p and a differential output swing of 700 mVp-p at 20 Gb/ s. The output driver features a novel digital pre-emphasis circuit with independent pulse height and width control. Other features include 30%-70% eye-crossing control and adjustable output swing between 170 mVpp and 350 mVp-p per side at data rates up to 30 Gb/s.
Introduction
Serial inter-chip communication is gaining acceptance over parallel architectures mostly because printed circuit board (PCB) routing and pad-limited silicon are excessively costly for commodity designs. To minimize the overall circuit area required for a serial transmitter/ receiver pair, equalization can be performed at the transmitterinstead of at the receiver. At the transmitter, preequalizers alter the wave-function to account for the low-pass response of the interconnect. Historically preemphasis has been achieved either using clocked flipflops to first delay the data and then sum it with itself, or with analog differentiators. The latter only allow for amplitude control of the pulse. The flip-flop implementation, while very robust, places severe strain on device technology since the flip-flop typically operates at twice the frequency of the driver istelf. Even though 40 Gb/s CMOS amplifiers [l], demultiplexers and multiplexers [2] have been recently reported, demonstrating the high-speed potential of standard CMOS technology, they suffer from limited dynamic range due to poor sensitivity and due to the modest output swing of about 100 mVp-p per side. This paper presents the first CMOS driver with dutycycle, amplitude, and pre-emphasis control operating with over 30 dB dynamic range at data rates exceeding 20 Gbps. The driver includes a novel digital differentiator that enables control of both amplitude and width of the pre-emphasis pulse.
Circuit Design
A. Circuit Topology Fig.1 shows the block diagram of the backplane driver highlighting the four sections of the circuit. The preemphasis path is placed in parallel with the main signal path and the current from both output stages are summed across the 50 Ohm load resistors (not shown) to develop the differential output voltages. The parallel path consists of delay buffers and the digital differentiator circuit. The output swing is adjusted from the tail current of the output buffer while the amount of preemphasis is controlled by the tail current of the last stage in the pre-emphasis path.
B. Transistor sizing and biasing for high-speed
The fT and g, of a 130-nm n-MOSFET vary linearly with VG~-V, for effective gate voltages less than 0.25 V and reach their peak at 0.4 V, corresponding to a drain current density of 0.25 to 0.3 mA/pm. This peak fT and minimum noise bias are illustrated in Fig. 2 . MOS-CML gate voltage swings far exceeding 400 mVp-p will therefore lead to unnecessary power dissipation without any improvement in speed. Based on this observation, every circuit block consists of a MOS-CML inverter whose tail current is set to correspond to the peak fT bias of the n-channel MOSFET of 0.25 mA/pm. This bias scheme ensures the maximum switching speed with a voltage swing of 450 mVp-p. Inductive peaking is employed in every stage to further improve the bandwidth. Fig. 3 shows the input matching network and low-noise comparator. The input differential pair has higher-gain and larger tail current than the other stages in order to reduce the noise. A compromise was reached between achieving the best possible noise match, which calls for large transistor sizes and bias current, and broadband input impedance match. On-chip matching resistors, implemented as a resistive divider with series inductors, provide appropriate gate bias for the input transistors.
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D. Eye-Crossing Control
The pulse-width control circuit, illustrated in Fig. 4 , consists of two inductively-peaked differential stages with a DC offset control pair connected at the output of the first stage. By applying a DC voltage between Vpos and Vneg, an offset voltage is developed on VmidDIFF, shifting the zero-crossing between the two outputs. Due to the finite rise and fall time of the waveform, and after truncation by the limiting action of the second inverter, Vout exhibits a change in duty-cycle. 
E. Digital Pre-emphasis
The digital pre-emphasis circuit whose block diagram is shown in Fig. 5 features three delay cells, implemented as inverters, followed by a digital differentiator circuit. The third delay cell employs varactor diodes connected in parallel with resistive loads in order to control the delay and, thereby, the pre-emphasis spike width. Fig. 6 illustrates the waveforms in the digital differentiator. The circuit has two differential inputs IN, and INdly, INdly, and a differential output Voutp, Voutn which is summed with the currents from the main path across the on-chip 50 R load resistors. The logical function is identical to that of a digital XOR gate, with the exception that the output of the digital differentiator operates as a tertiary (three-level) logic system. The pre-ephasis spike height is controlled by two constant current sources Iswch whose value is adjustable bewteen 0 and 10 mA. Finally, transistors M3 and M6 compensate the V,, drop across transistors M 1 ,M2 and M4,M5, respectively. of 90 GHz and 100 GHz, respectively. The chip microphotograph is reproduced in Fig. 8 . The design is pad-limited and the total die area is l.0mm x 0.5mm. Power and ground connections are provided along the central horizontal line. Transistors and polysilicon resistors are located adjacent to the central line, followed by signal path routing, and with the peaking inductors located on the outside. Each of the 18 inductors was implemented with 3-D stacked-spiral structures and the area occupied by each inductor is less than 40ym x 40ym.
Experimental Results
The circuit was fully tested on wafer. The small signal S parameters and noise figure were measured in a singleended configuration. The input and output return loss are better than -12 dB up to 50 GHz, as shown in Fig. 9 .
The differential small signal gain is 18dB, also confirmed by the eye diagram measurements of Fig. 10 . The single-ended noise figure is 16 dB, 2-dB higher than simulation. 
Conclusions
A 20 Gbls backplane driver with more than 30 dB dynamic range was implemented in 130-nm CMOS technology. The circuit consumes 150 mW from a 1.5 V supply and features output swing, duty cycle and preemphasis control. The circuit is operational without preemphasis at data rates up to 30 Gb/s with 300 mVp?p swing per side. Figure  I 16 dB I I S1 U S 2 2 UII to 50 GHz I <-12 dB I
